

Indiana University – Purdue University Fort Wayne  
**Opus: Research & Creativity at IPFW**

---

Computer and Electrical Engineering Technology &  
Information Systems and Technology Senior Design  
Projects

School of Engineering, Technology and Computer  
Science Design Projects

---

12-5-1980

# Automatic Scanning VHF Receiver

Lothar K. Schachtschneider

*Indiana University - Purdue University Fort Wayne*

Follow this and additional works at: [http://opus.ipfw.edu/etcs\\_seniorproj](http://opus.ipfw.edu/etcs_seniorproj)



Part of the [Computer Sciences Commons](#), and the [Engineering Commons](#)

---

## Opus Citation

Lothar K. Schachtschneider (1980). Automatic Scanning VHF Receiver.  
[http://opus.ipfw.edu/etcs\\_seniorproj/433](http://opus.ipfw.edu/etcs_seniorproj/433)

This Senior Design Project is brought to you for free and open access by the School of Engineering, Technology and Computer Science Design Projects at Opus: Research & Creativity at IPFW. It has been accepted for inclusion in Computer and Electrical Engineering Technology & Information Systems and Technology Senior Design Projects by an authorized administrator of Opus: Research & Creativity at IPFW. For more information, please contact [admin@lib.ipfw.edu](mailto:admin@lib.ipfw.edu).

# **SENIOR DESIGN**

## **TECHNICAL REPORT**

for

AUTOMATIC SCANNING VHF RECEIVER  
title

in partial fulfillment of the requirements

for the degree of

### **BACHELOR OF SCIENCE**



presented to the

**ELECTRICAL ENGINEERING TECHNOLOGY FACULTY**

**INDIANA UNIVERSITY-PURDUE UNIVERSITY AT FORT WAYNE**

DECEMBER 5, 1980

date

by

LOTHAR K. SCHACHTSCHNEIDER

GRADE: \_\_\_\_\_

APPROVED: \_\_\_\_\_

**ABSTRACT**  
**SENIOR DESIGN PROJECT**  
**PURDUE UNIVERSITY**  
**EET 491**

Electronic circuitry was developed for an automatic scanning control device to select active radio channels in air traffic control communications equipment. Modifications were made to a single channel VHF receiver to accept binary information from a RAM controlled sequencer which allows a synthesizer to program the receiving frequency. Up to ten channels can be pre-programmed. The sequencer will interrogate all of the channels and lock on any active voice communication. The receiver automatic gain control (AGC), which activates when communication is established, is used to inhibit the sequencer. The sequencer is inhibited until communication terminates and then continues to the next channel.

The receiver frequency range is 100 to 180 mhz and covers both aircraft and police bands. ITT Aerospace/Optical Division in Fort Wayne, Indiana designed and manufactures the receiver for the Federal Aviation Administration and the United States Air Force. These receivers are usually located at remote sites tied into a central communications system via telephone lines. Initially designed for single channel superheterodyne operation, they are capable of being manually tuned to up to 680 channels, spaced at 50 khz. To provide automatic tuning without an operator, the front end sections were replaced with solid state double balanced mixers and doublers. A crystal controlled oscillator was removed and replaced with a digitally tuned synthesizer.

This report is divided into two sections. Section One provides information on the operational characteristics and modifications made to the receiver for auto scanning control. Section Two is a detailed description for the development of the scanning control device and interfacing circuitry.

## TABLE OF CONTENTS

	PAGE
INTRODUCTION.....	1
I. RECEIVER CONVERSION.....	2
A. DOUBLER/MIXER STAGE OPERATION.....	2
B. CONVERSION ERRORS.....	3
II. SEQUENCER OPERATION.....	5
A. AGC CONVERSION AND SEQUENCE.....	5
B. RANDOM ACCESS MEMORY CONTROL.....	6
III. DATA AND TEST RESULTS.....	6
IV. ANALYSIS OF DESIGN.....	11
V. SUMMARY.....	12
VI. VHF RECEIVER THEORY OF OPERATION.....	15
A. TUNABLE FILTER.....	15
B. BUFFER AMPLIFIER.....	15
C. BANDPASS CRYSTAL FILTER.....	16
D. SYNTHESIZER.....	17
E. AUDIO AMPLIFIER.....	20
F. AGC MODULE.....	20
G. INTERMEDIATE FREQUENCY AMPLIFIER.....	22
APPENDIX A: SEQUENCER SCHEMATIC.....	23
APPENDIX B: RECEIVER CIRCUIT SCHEMATICS.....	27
APPENDIX C: RAM MEMORY SPECIFICATIONS.....	35
APPENDIX D: PROPOSAL FOR SENIOR DESIGN PROJECT.....	39

## LIST OF FIGURES

FIG.	PAGE
1-1 Single Conversion Doubler & Mixer Stage.....	2
1-2 Bandpass Filter Frequency.....	4
1-3 3 Pole Filter Varactor.....	4
2-1 Level Detector.....	5
A-1 Sequencer.....	24
A-2 RAM Control.....	25
A-3 RAM Interface.....	26
A-4 Receiver Wiring Diagram.....	26A
B-1 Synthesizer.....	28
B-2 Divider Control.....	29
B-3 RF Generator.....	30
B-4 Phase Comparator.....	31
B-5 AF/AGC Squelch.....	32
B-6 IF Amplifier.....	33
B-7 Amplifier Buffer.....	34